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Abstract− The design and implementation of a CMOS current-
mode fourth-order Butterworth continuous-time leap-frog 
(LF) multiple loop feedback (MLF) lowpass filter is described. 
The filter is implemented using a fully-differential linear, low 
voltage and low power operational transconductance amplifier 
(OTA). PSpice simulations using a standard TSMC 0.18µm 
CMOS process with 1.5V power supply have shown that the 
cut-off frequency of the filter ranges from 240MHz to 300MHz 
and dynamic range is about 58dB at 240MHz of cut-off 
frequency. The power consumption of the filter is only from 
22.3 to 55mW. The total output noise density is about 
390nA/√Hz.  
I. INTRODUCTION 
  Ultra wideband (UWB) is an upcoming standard for short-
range, high data rate communications link. Recently, UWB 
technologies have attracted considerable attention [1]. In 
order to achieve the highest integration for UWB receivers, 
the direct down-conversion architecture is used. As can be 
seen from the Figure 1, the analogue baseband block of the 
receiver is composed of variable gain amplifiers (VGA) and 
lowpass filters. The VGAs increase the signal amplitude, 
while the lowpass filter reduces the amount of the out-of-
band signal in order to increase the dynamic range available 
for the useful signal. The VGA design has been well studied 
in the literature [2, 3]. For UWB analogue front-end, the 
variable gain range does not need to be very large; thus the 
implementation of VGA is not critical. Therefore, the 
lowpass filter design becomes the most critical in the 
analogue baseband. The Gm-C based lowpass filter is the 
only option as the cut-off frequency of filter access to a few 
hundred megahertz. Although there are a few high 
performances Gm-C filter can be also found in the literature 
[4-10], they all suffer from the relatively high power 
consumptions. In order to minimize the power consumption, 
both operational transconductance amplifiers (OTAs) and 
filters need to be designed carefully. At the OTA design 
point of view, the lower supply voltage leads the low power 
consumption. However, most of the specifications of the 
OTA rely strongly on the supply voltage. The performances  
Figure 1 Receiver channels 
 
of the OTA are decreased with the low supply voltage. 
Moreover, large transconductances are needed for the 
implementation of high-frequency filters. The 
implementation of large transconductances requires the use 
of wider transistors and large tail currents. The use of small 
transistor lengths pushes the parasitic poles to higher 
frequencies, but the OTA dc gain is reduced and mobility 
degradation effects become more severe. On the other hand, 
the use of large drain currents reduces even further the 
transistor dc gain and increases the power consumption. At 
the filter design point of view, the sensitivity and parasitic 
effects are important. The cascade method has been widely 
used for wireless communication and computer hard disk 
drive (HDD) design [4-6]. However, the cascade suffers 
from the relative high sensitivity, especially as filters order 
increasing. The LC ladder simulation method is insensitive, 
but the floating capacitors are needed, which is sensitive to 
the parasitic effects [7, 8]. Moreover, converting the passive 
components into OTA leads significant power consumption. 
The multiple loop feedback (MLF) based configurations are 
insensitive and can be used for very high frequency (VHF) 
as well as low power consumption applications [9, 10]. All 
the high impedance nodes are grounded with capacitors, 
thus the parasitic effects are minimum. Therefore, we 
proposed a fourth-order Gm-C lowpass filter based on leap-
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frog (LF) MLF configuration in this paper. The Nauta OTAs 
are used to implement the filter. The cut-off frequency of 
240MHz with 22.3mW power consumption is achieved. 
Both of the filter and OTA are designed in standard TSMC 
0.18µm process and the cut-off frequency of the filter can 
also be controlled in the range of 240-300MHz.              
  The design of a fully-balanced Nauta OTA is discussed in 
Section II. Filter architecture and synthesis are described in 
Section III. The simulation results are given in Section IV, 
and finally conclusions are given in Section V.  
 
II. FULLY-BALANCED NAUTA OTA 
  The differential transconductance circuit described by 
Nauta [11] was selected for this filter. This circuit has 
advantages for high frequency designs using deep-
submicron CMOS technology; there are no internal nodes to 
give rise to parasitic poles, the relatively high output 
conductance of sub-micron MOSFETs can be compensated 
by choosing transistor sizes appropriately, and large input 
and output voltage swings are possible for a given supply 
voltage. The transconductance of the Nauta OTA is 
dependant on the supply voltage Vdd, which provides a 
means of tuning the filter. 
  The basis of the Nauta OTA is a differential transconductor 
using two inverters, g1, and g2, as shown in Figure 2.  
 
 
Figure 2 Differential transconductor using inverters 
Assuming the P- and N-channel MOSFETs have ideal 
square law transfer functions can be expressed: 
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where Wp, Lp, Wn, Ln are the widths and lengths of the P- 
and N- channel devices, and Kp, Kn are approximately 
µCox/2 for the P- and N- channel devices respectively, the 
transfer function of the transconductor can be calculated: 
 




−−+++−








+++−
−−+++
=



−+−


−−−=
−
−
tnintncmincmtn
in
cm
n
nn
tpintpcmincmtpdd
inddcmddtp
in
cmdd
p
pp
o
tn
in
cm
n
nn
tp
in
cmdd
p
pp
o
VVVVVVVVV
L
WK
VVVVVVVV
VVVVVVVV
L
WK
I
VVV
L
WKVVVV
L
WK
I
2
4
      
22
2
4
;
22
2
2
2
2
2
22
22
(2) 
Similarly, at the non-inverting output Io+, with Vin replaced 
by –Vin. Both inverter outputs contain non-linear square-law 
terms. The differential output current is the difference 
between Io- and Io+: 
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Thus all the non-linear terms cancel in the differential 
output current (Io+-Io-), being present only as equal common-
mode components in Io+ and Io-. The linearity of the 
differential transfer function is independent of matching 
between the P- and N-channel devices, provided both have a 
square law response. Since in practice the OTA will be used 
as an integrator with a capacitive load, it is necessary to set 
Vcm so that the output current is zero with zero differential 
input voltage, in order to avoid the capacitors charging. The 
value of Vcm at which Io+ and Io- are zero is found by setting 
Idn = Idp: 
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If a number of integrators using these OTAs are connected 
in a network with overall negative feedback, the quiescent 
operating point of the transconductors will then be Vcm. If 
KnWn/Ln is made equal to KpWp/Lp, and  Vtn = Vtp (for 
normal CMOS processes the threshold voltages of the P- 
and N-channel devices are nominally equal), this reduces to 
Vcm = Vdd/2. This is desirable for a practical circuit, since 
with the quiescent operating point of the inverters set mid-
way between the supply rails, the maximum symetrical 
output voltage swing is available. Assuming this condition 
is used in practice, putting these values into (3) and 
differentiating gives the small-signal transconductance: 
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Transconductance gm is thus proportional to supply voltage 
Vdd; clearly this is only true as long as the transistors remain 
in saturation, which limits the minimum supply voltage and 
transconductance which can be used; reducing the supply 
voltage also reduces the available input and output voltage 
swing. The two-inverter transconductor by itself has 
common-mode gain equal to the differential mode gain, i.e. 
common-mode rejection of 0dB. This is undesirable, since 
under large-signal conditions in a multi-stage filter, the 
common-mode square law distortion terms could sum 
together and become large. Additionally, especially for dep 
sub-micron geometry devices, the output resistance of the 
inverters is quite low, leading to low integrator DC gain, 
and correspondingly low Q. The addition of four more 
inverters gm3-gm6 provides control of common-mode gain, 
and output resistance, as shown in the complete Nauta OTA 
circuit in Figure 3. 
Figure 3 Full Nauta OTA circuit, with common-mode gain control 
   
  Considering the inverting output, with the input voltage set 
to zero and a differential output Vout present: 
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Therefore if gm6 is made slightly larger so that gm6 = gm5 + 
go1, the output current will be zero, and the output resistance 
infinite. However, for a common-mode signal Vcm applied 
to both outputs is expressed in (7). So the output of g1 is 
effectively loaded by a resistance 1/(go1+gm5+gm6) for 
common-mode signals, while simultaneously for 
differential-mode signals the DC output resistance can be 
made infinite by suitable sizing of gm5 and gm6. The same 
function is performed for the non-inverting output by gm3 
and gm4. Making gm3 – gm6 larger results in lower common-
mode gain, but greater power consumption, chip area and 
parasitic capacitance, and also requires better matching 
between transconductors. As a compromise, the area of gm3 
– gm6 was made approximately half that of gm1, gm2, yielding 
a common-mode gain of around unity. The widths of gm3 
and gm6 were increased empirically, and the open-loop gain 
of the complete OTA plotted, to find the optimum sizes for 
maximizing the low frequency gain and therefore the output 
resistance. 
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III. FILTER ARCHITECTURE AND SYNTHESIS    
The fourth-order Butterworth approximation is chosen to 
implement the continuous-time lowpass filter in this section. 
The normalized characteristic of a fourth-order Butterworth 
lowpass filter at the cut-off frequency is given by:     
161313.241421.361313.2
1)( 234 ++++
=
ssss
sHd (8) 
  The fully balanced realization of the function in (8) using 
the current-mode LF MLF configuration is shown in Figure 
4.  
  The overall transfer function of the circuit can be derived as  
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 Figure 4 Butterworth fourth−order current-mode LF MLF Gm−C filter 
network 
1-4244-1517-9/07/$25.00 (C)2007 IEEE
Authorized licensed use limited to: UNIVERSITY OF HERTFORDSHIRE. Downloaded on August 11,2010 at 11:22:25 UTC from IEEE Xplore.  Restrictions apply. 
The design formulae for the filter can be attained by 
coefficient matching between (8) and (9) [12]. The resulting 
pole τi=Ci/gi parameters are: 
5307.1,5772.1,0824.1,3827.0 4321 ==== ττττ   (10)                            
 The filter is designed with identical unit OTAs using the 
CMOS OTA cell in Figure 3 to improve OTA matching and 
facilitate design automation. The cut-off frequency of the 
filter is chosen around 240 MHz. Using the computed 
parameter values in (10) and choosing identical 
transconductance of 1.5mS for gi (i=1,2…4) the capacitor 
values can be calculated, but the parasitic capacitance must 
also be taken into account. For the circuit of Figure 3, the 
parasitic capacitance is about 0.1pF. The capacitance values 
are recalculated below: 
C1=0.6612pF, C2=2.0534pF, C3=3.0378pF, C4=2.9452pF. 
 
IV. SIMULATION RESULTS 
The circuit was designed and simulated using BSIM 3v3 
Spice models for a TSMC 0.18µm CMOS process available 
from MOSIS [13]. Figure 5 shows the magnitude response of 
the filter with differential supply voltage. As can be seen 
from Figure 5, by varying the supply voltage of the unit 
OTA cell, the tuning range of cut−off frequency is around 
240−300MHz. The maximum total power consumption of 
the filter is about 55mW at 300MHz of cut-off frequency and 
the minimum total power consumption of the filter is about 
only 22.3mW at 240MHz of cut-off frequency for a single 
1.5V power supply. Simulation of the filter has also shown a 
total harmonic distortion (THD) of less than 1% with a 
single tone of 750µA. The dynamic range is about 58dB at fc 
=240MHz. The performance of the filter offers significant 
improvements; especially the power consumption is smaller 
than other designs in the literature, making the presented 
filter well suitable for portable electronics products.  
 
Figure 5 Simulated magnitude response of the filter with different bias 
voltage 
 
V. CONCLUSIONS 
This paper has described a 240MHz current-mode fully-
balanced fourth-order Butterworth lowpass filter based on 
the LF MLF configuration, applied to the UWB applications. 
A linear single stage Nauta OTA with a typically large 
transconductance has been used. Simulation results using 
1.5V 0.18µm CMOS show that the power consumption of 
proposed filter is about 22.3mW at fc = 240MHz. The 
frequency tuning range is from 240MHz to 300MHz. These 
results have shown that the current-mode MLF LF filter can 
achieve very high frequency with relatively low power 
consumption and may become one of the filtering solutions 
for future UWB systems. 
References 
[1] V. Saari, et al., “A 1.2V 240MHz CMOS continuous-time low-pass 
filter for a UWB radio receiver,” ISSCC Digest of Technical Papers, 
pp. 589–591, Feb. 2007. 
[2] D. Quoc-Hoang, et al., “A 95dB linear low-power variable gain 
amplifier,” IEEE Trans. Circ. Syst.-I, Vol. 53, No. 8, pp. 1648-1657, 
Auguest, 2006. 
[3] M. M. Green, and S. Joshi, “A 1.5V CMOS VGA based on Pseudo-
differential structures,” Proc. IEEE ISCAS, Geneva, May 2000. 
[4] P. Pandey, J. Silva-Martinez, and X. Liu, “ A CMOS 140mW fourth-
order continuous-time low-pass filter stabilized with a class AB 
common-mode feedback operating at 550 MHz,” IEEE Trans. Circ. 
Syst.-I, Vol. 53, No. 4, pp. 811-820, April, 2006. 
[5] M. Gambhir, V. Dhanasekaran, J. Silva-Martinez, and E. Sanchez-
Sinencio, “Low-power architecture and circuit techniques for high-
boost wide-band Gm-C filters,” IEEE Trans. Circ. Syst.-I, Vol. 54, 
No. 3, pp. 458-468, March, 2007. 
[6] A. J. Lewinski, and J. Silva-Martinez, “ A 30MHz fifth-order elliptic 
low-pass CMOS filter with 65-dB spurious-free dynamic range,” 
IEEE Trans. Circ. Syst. I: regular paper, Vol. 54, No. 3, March 2007. 
[7] J. M. Khoury, “ Design of a 15MHz CMOS continuous-time filter 
with on-chip tuning,” IEEE J. Solid-State Circuits, Vol. 26, No. 12, 
pp.1988-1997, Dec. 1991.  
[8] S. Dosho, T. Morie, and H. Fujiyama, “A 200MHz seventh-order 
equiripple continuous-time filter by design pf nonlinearity 
suppression in 0.25um CMOS process,”  IEEE J. Solid-State Circuits, 
Vol. 37, No. 5, pp. 559-565, May 2002. 
[9] X. Zhu, Y. Sun, and J. Moritz, “A CMOS Fifth-Order 400MHz 
Current-Mode LF Linear Phase Filter for Hard Disk Read Channels,” 
Proc. IEEE ECCTD, Seville, August 2007.  
[10] X. Zhu, Y. Sun, and J. Moritz, “A 0.18µm CMOS 9mW Current 
Mode FLF linear phase filter with gain boost” Proc. MWSCAS, 
Montreal, August 2007.  
[11] Nauta, B., “A CMOS Transconductance-C Filter Technique for Very 
High Frequencies”, IEEE Journal of Solid-State Circuits, Vol. 27, No. 
2, February 1992. 
[12] Y. Sun and X. Zhu, “Explicit design formulas for current-mode Leap-
frog Gm-C filters and 300MHz CMOS seventh-order linear phase 
filter,” Int. J. Circuit Theory and Applications, accepted.   
[13] The MOSIS Service, “Wafer Electrical Test Date and SPICE Model 
Parameters” http://www.mosis.org/test/ 
 
 
 
 
1-4244-1517-9/07/$25.00 (C)2007 IEEE
Authorized licensed use limited to: UNIVERSITY OF HERTFORDSHIRE. Downloaded on August 11,2010 at 11:22:25 UTC from IEEE Xplore.  Restrictions apply. 
